Testing External Interrupts in the NEORV32 RISC-V Processor: Adapting ModelSim for Modern RISC-V Architecture

Smart innovation, systems and technologies 2026

View at publisher

Authors: Arunima Saxena, Arindam Bhattacharyya, Lilian Molina, Savita Patil, Hussain Al-Asaad

DOI: 10.1007/978-981-95-1361-1_43

Cited by: 0

References: 4

Fields of Study & Subjects

Real-Time Systems Scheduling Security and Verification in Computing Radiation Effects in Electronics

References 4