Identifying faulty edges in resistive electrical networks

Read full text
Authors: Barbara Fiedorowicz, Amitabh Basu
Cited by: 0

Fields of Study & Subjects

Interconnection Networks and Systems VLSI and Analog Circuit Testing Graph Theory and Algorithms

Publication details

Journal / source
Discrete Applied Mathematics
Volume
395
Pages
400–424
Publication date
2 September 2026
Language
EN