χ RVFormal: Formal verification of RISC-V processor Chisel designs

Journal of Systems Architecture 2026

View at publisher

Authors: Shidong Shen, Shijie Chen, Yicheng Liu, Lijun Zhang, Fu Song, Zhilin Wu

DOI: 10.1016/j.sysarc.2026.103761

Cited by: 2

References: 18

Fields of Study & Subjects

Formal Methods in Verification Embedded Systems Design Techniques Physical Unclonable Functions (PUFs) and Hardware Security

References 18