Hf/Zr Superlattice-Based High-κ Gate Dielectrics with Dipole Layer Engineering for Advanced CMOS

Read full text
Authors: Taeyoung Song, Sanghyun Kang, Yu-Hsin Kuo, J.M. Chen, Lance Fernandes, Nashrah Afroze, Mengkun Tian, Hyoung Won Baac, Changhwan Shin, Asif Islam Khan
Cited by: 1
References: 30

Abstract

High Resolution Image Download MS PowerPoint Slide Advanced logic transistors require gate dielectrics that achieve subnanometer equivalent oxide thickness (EOT), suppress leakage, and satisfy three key requirements: (i) compatibility with RMG-like high-temperature processing, (ii) sufficient V th tunability for multi- V th design, and (iii) high device reliability. However, meeting all of these requirements at once has been difficult with conventional high-κ systems. In this work, we demonstrate that our Hf/Zr-based gate stacks quantitatively satisfy these conditions. (i) After a 700 °C N 2 anneal, the HZH superlattice achieves EOT = 7.3 Å, lower than conventional HfO 2 -only stacks (8.5 Å) while maintaining comparable leakage. (ii) Embedding a 3 Å Al 2 O 3 dipole within the HfO 2 /ZrO 2 /HfO 2 superlattice (HZHA) breaks the conventional dipole trade-off, achieving an 8.4 Å EOT─lower than the 9.0 Å of a standard HfO 2 /Al 2 O 3 stack─while providing a > 200 mV V FB shift, thereby enabling multi- V th tuning without compromising scaling. (iii) Furthermore, under −2 V negative-bias temperature stress at 125 °C for 100 s, HZHA and HA exhibit comparable V FB drifts of 87 mV and 97 mV, respectively, confirming that strong V th tunability and subnanometer EOT can be achieved without compromising stability. In addition to these quantitative advances, this study reveals previously unreported physical insights into the dipole behavior and interfacial diffusion in ultrathin Hf/Zr multilayers. These results establish HZHA as an RMG-compatible, V th -tunable, low-EOT dielectric platform capable of supporting logic scaling beyond the 1 nm frontier.

Fields of Study & Subjects

Semiconductor materials and devices Ferroelectric and Negative Capacitance Devices Advancements in Semiconductor Devices and Circuit Design

Publication details

Journal / source
ACS Nano
Publisher
American Chemical Society (ACS)
Volume
20
Issue
2
Pages
2092–2103
Publication date
8 January 2026
Language
EN