Formally Verifying Quantum Phase Estimation Circuits With 1,000+ Qubits

View at publisher
Authors: Arun Govindankutty, Sudarshan K. Srinivasan
Cited by: 1
References: 22

Abstract

We present a scalable formal verification methodology for Quantum Phase Estimation (QPE) circuits. Our approach uses a symbolic qubit abstraction based on quantifier-free bitvector logic, capturing key quantum phenomena, including superposition, rotation, and measurement. The proposed methodology maps quantum circuit functional behaviour from Hilbert space to a bit-vector domain. We develop formal properties aligned with this abstraction to ensure functional correctness of QPE circuits. The method scales efficiently, verifying QPE circuits with up to 6 precision qubits and 1,024 phase qubits using under 7.5 GB of memory.

Fields of Study & Subjects

Quantum Computing Algorithms and Architecture Quantum Information and Cryptography Quantum Mechanics and Applications

Publication details

Journal / source
2026 IEEE 19th Dallas Circuits and Systems Conference (DCAS)
Publisher
IEEE
Pages
1–6
Publication date
10 April 2026