27.6 A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μS Duration with 0.094% RMS Frequency Error

Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference 2026

View at publisher
Authors: Daxu Zhang, Yuncheng Zhang, Zezheng Liu, Yuang Xiong, Michele Rossoni, Wenqian Wang, Ashbir Aviat Fadila, Duo Li, Minzhe Tang, Dongfan Xu, Carrel da Gomez, Dingxin Xu
+3 more Kazuaki Kunihiro, Hiroyuki Sakai, Kenichi Okada
DOI: 10.1109/isscc49663.2026.11409004
Cited by: 0
References: 7

Abstract

A 9.7GHz self-linearized-VCO-based Type-III FMCW synthesizer is presented. A$\mathrm{C}_{\text{Cal }}$bank calibrates the nonlinearity of the$\mathrm{C}_{\text{Mod }}$bank, and two LMS-based calibrations (gain and offset) reduce digital overhead and ensure stable convergence under fast chirp rates. Fabricated in 65 nm CMOS, it achieves the shortest chirp duration of$0.57 \mu \mathrm{s}$, a 40 ns retrace, and a$1562.8 \text{MHz} / \mu \mathrm{s}$chirp rate, delivering a 1GHz bandwidth with a$0.094 \% \text{rms} \text{FM}$error.

Fields of Study & Subjects

Advancements in PLL and VCO Technologies Radio Frequency Integrated Circuit Design Analog and Mixed-Signal Circuit Design

Publication details

Journal / source
Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference
Pages
476–478
Publication date
1 February 2026
Language
EN