25.10 A 65nm 0.066pJ/b Floating-Latch-Based True Random Number Generator Resilient to Power-Noise Injection Attacks

View at publisher
Authors: Kai Cheng, Yunbo Huang, Zunsong Yang, Li Wang, Hongyu Ren, Xiaoyu Shan, Pui-In Mak, Yu Chen, Bingyan Li
Cited by: 1
References: 9

Abstract

In Paper 25.10 a floating-latch-based true random number generator (FL-TRNG) is presented that achieves an energy efficiency of 0.066pJ/b by leveraging a floating reservoir capacitor as its power supply. This architecture inherently offers strong resilience against power-supply noise injection attacks. Furthermore, current-starved inverters are employed within the latch to perform mismatch compensation and enhance PVT tolerance.

Fields of Study & Subjects

Chaos-based Image/Signal Encryption Cryptographic Implementations and Security Physical Unclonable Functions (PUFs) and Hardware Security

Publication details

Journal / source
2026 IEEE International Solid-State Circuits Conference (ISSCC)
Publisher
IEEE
Pages
442–444
Publication date
15 February 2026