A 18.1TFLOPs/W Transformer Accelerator with Fine-Grained Per-Query Latency and Power Management in 12-nm FinFET

Read full text Summarise with VIRAT
Authors: Thierry Tambe, David Kong, Joshua Park, Gage Hills, David Brooks, Gu-Yeon Wei
Cited by: 0

Summary

No summary yet. VIRAT can read this paper and write a plain-language summary of its aim, methods, key findings and limitations.

Summarise with VIRAT Free to try with your Science Catalogs account.

Fields of Study & Subjects

Low-power high-performance VLSI design Parallel Computing and Optimization Techniques Advanced Neural Network Applications

Publication details

Journal / source
IEEE Open Journal of the Solid-State Circuits Society
Pages
1–1
Publication date
1 January 2026
Language
EN