NanoCiM: Nano-ReRAM Computation-in-Memory with Neural Network Weight-Aware X-Address Scrambling to Suppress IR Drop-Oriented Bit-Line MAC Current Variation

IEEE transactions on circuits and systems for artificial intelligence. 2026

View at publisher
Authors: Chihiro Matsui, Ayumu Yamada, Shota Suzuki, Naoko Misawa, Ken Takeuchi
DOI: 10.1109/tcasai.2026.3661436
Cited by: 0
References: 44

Fields of Study & Subjects

Advanced Memory and Neural Computing Low-power high-performance VLSI design Ferroelectric and Negative Capacitance Devices

Publication details

Journal / source
IEEE transactions on circuits and systems for artificial intelligence.
Volume
3
Issue
3
Pages
190–202
Publication date
6 February 2026