Modeling Closed-Loop Analog Matrix Computing Circuits With Interconnect Resistance

IEEE Transactions on Circuits and Systems I Regular Papers 2026

View at publisher
Authors: Mu Zhou, J. L. Long, Yubiao Luo, Zhong Sun
DOI: 10.1109/tcsi.2026.3655157
Cited by: 1
References: 26

Fields of Study & Subjects

Low-power high-performance VLSI design Matrix Theory and Algorithms Model Reduction and Neural Networks

Publication details

Journal / source
IEEE Transactions on Circuits and Systems I Regular Papers
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Volume
73
Issue
6
Pages
4347–4356
Publication date
22 January 2026