Low-Cost Physical-Layer Security Design for IRS-Assisted mMIMO Systems With 1-bit DACs

View at publisher
Authors: Weijie Xiong, Jian Yang, Jingran Lin, Hongli Liu, Zhiling Xiao, Qiang Li
Cited by: 3
References: 45

Abstract

Integrating massive multiple-input multiple-output (mMIMO) systems with intelligent reflecting surfaces (IRS) presents a promising paradigm for enhancing physical-layer security (PLS) in wireless communications. However, deploying high-resolution quantizers in large-scale mMIMO arrays, along with numerous IRS elements, leads to substantial hardware complexity. To address these challenges, this paper proposes a cost-effective PLS design for IRS-assisted mMIMO systems by employing one-bit digital-to-analog converters (DACs). The focus is on jointly optimizing one-bit quantized precoding at the transmitter and constant-modulus phase shifts at the IRS to maximize the secrecy rate. This leads to a highly non-convex fractional secrecy rate maximization (SRM) problem. To efficiently solve this problem, two algorithms are proposed: (1) the WMMSE-PDD algorithm, which reformulates the SRM problem into a sequence of non-fractional programs with auxiliary variables using the weighted minimum mean-square error (WMMSE) method and solves them via the penalty dual decomposition (PDD) approach, achieving superior secrecy performance; and (2) the exact penalty product Riemannian gradient descent (EP-PRGD) algorithm, which transforms the SRM problem into an unconstrained optimization over a product Riemannian manifold, eliminating auxiliary variables and enabling faster convergence with a slight trade-off in secrecy performance. Both algorithms provide analytical solutions at each iteration and are proven to converge to Karush–Kuhn–Tucker (KKT) points. Simulation results confirm the effectiveness of the proposed methods and highlight their respective advantages.

Fields of Study & Subjects

Cryptographic Implementations and Security Wireless Communication Security Techniques Physical Unclonable Functions (PUFs) and Hardware Security

Publication details

Journal / source
IEEE Transactions on Information Forensics and Security
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Volume
21
Pages
2815–2830
Publication date
1 January 2026