Design and Simulation of a PLL Smartcard Clock Generator in Verilog

View at publisher
Authors: William Anthony
Cited by: 0

Fields of Study & Subjects

Advancements in PLL and VCO Technologies Embedded Systems and FPGA Applications Physical Unclonable Functions (PUFs) and Hardware Security

Publication details

Publication date
1 January 2026
Language
EN