Design and Implementation of Fast Fourier Transform Using Pipelining

Innovative approaches to stable, high-throughput, and area-efficient communications in wireless fading settings are being driven by the quick development of broadband wireless applications. One of the most computationally demanding and power-hungry modules in the communication industry is the Fast Fourier Transform (FFT). The FFT has several essential uses, such as image filtering, data compression, signal analysis, and sound filtering. It is difficult to balance design criteria, including speed, power, area, flexibility, and scalability, while designing FFT hardware. A radix-2, 4-point FFT processor architecture is designed and implemented using backend tools in the work, as the full custom designs offer high performance. A Pipelined Multiplier is used to increase the speed of the design. The FFT processor has been designed and implemented using 90nm technology in Virtuoso schematic editor and layouts using Assura tools. The need for a new generation of digital processors, identified as the Fast Fourier Transform (FFT), capable of handling new requirements in signal processing, has mobilized the world of high-performance digital signal processing.