Kaoru Pairs Code A Novel Parallel Readout Architecture via Software-Level Transistor Grouping

Read full text
Authors: Kaoru Aguilera Katayama
Cited by: 0

Fields of Study & Subjects

Low-power high-performance VLSI design Advanced Memory and Neural Computing Parallel Computing and Optimization Techniques

Publication details

Publication date
1 January 2026
Language
EN
Document type
Preprint