Constraint-Aware Circuit-Level DAG Generation Using Full-Topology Enumeration

Research Square 2026 Preprint Open access

Read full text

Authors: Dimitris Georgiou

DOI: 10.21203/rs.3.rs-8634113/v1

Cited by: 0

Fields of Study & Subjects

VLSI and FPGA Design Techniques Formal Methods in Verification Low-power high-performance VLSI design